

## INFORMATION ISCLOSURE STATEMENT BY APPLICANT

Application No.	10/771,596	
Filing Date	02/04/2004	
First Named Inventor	Alfredo Herrera	
Art Unit	2825	
Examiner	V. SIEK	
Attorney Docket No.	16550ROUS01U	

U.S. PATENT DOCUMENTS				
Examiner's Initials	Citation Number	Document Number	Publication Date	Name of Patentee or Applicant of Cited Document
	A1			
	A2			
	A3	,		

FOREIGN PATENT DOCUMENTS				
Examiner's Initials	Citation Number	Document Number	Publication Date	Name of Patentee or Applicant of Cited Document
	B1			
	B2	,		

		OTHER PRIOR ART NON-PATENT LITERATURE DOCUMENTS
Examiner's Initials	Citation Number	Document Description — Include the name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
1/>_	C1	Field Programmable Gate Arrays An Enabling Technology, (11 pages) (No 100)
1/2	C2	S. Lorenzini, FPGA Design Cycle Time Reduction and Optimization, (2 pages)
VS	C3	J. Ma, et al., Incremental Design Techniques for Million-Gate FPGAs, VTIP Disclosure No.: 01-110 (1 page) (No AR)
7/5	C4	Xilinx Design Reuse Methodology for ASIC and FPGA Designers, (27 pages) (No data)

Examiner Signature	VUTHE SIEK	Date Considered 10/26/06	

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.